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New high-rate GaAs 
via etch solution 
Unaxis GaAs Via 111 
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Unaxis Semiconductors has 
released its GaAs via III, 3rd 
generation high-rate GaAs via 
etch process solution. Key fea- 
tures include pillar (needle) 
free via formation - Process and 
hardware developments can 
reduce pillar formation to zero, 
independent of substrate type; 
improved GaAs Etch rates > 10 
pm per minute have been 
Etch rates for Unaxis Semiconductors GaAs via /I/ solutfon. 
demonstrated resulting in 
reduced cycle times; and slope- 
independence - in the past a 
controlled sloped via process 
nearly guaranteed some degree 
of pillar formation. 
Notker Kling,Vice President of 
the Telecom Strategic Business 
Unit at Unaxis Semiconductors 
states, “Our 3rd generation 
GaAs via etching technology 
can provide our customers 
with the highest rate via forma- 
tion in the industry coupled 
with increased yields due to 
zero pillar formationThis new 
process technology.. ensures 
that the Unaxis GaAs via III 
solution results in the lowest 
coo. 
“Several equipment companies 
today are claiming extremely 
high-rate via etching. Indeed, 
Unaxis Semiconductors has 
achieved GaAs via etch rates in 
excess of 15 ym/min. But these 
days, fast etch rates alone are 
not enough - particularly if the 
increased rate comes at the 
expense of etch rate uniformi- 
ty, via profile or the formation 
of pillars - which may negative- 
ly impact yield. In summary, 
the Unaxis GaAs Via III solution 
provides a highly uniform, pro- 
duction-worthy, high rate, pillar 
free, sloped GaAs via etch 
process.” 
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New nanocluster deposition 
system debuts 
Newark, NJ-based OAK has 
launched a complete UHV sys- 
tem, the NANODEP-60, for the 
deposition of nanocluster 
materials, Nanoclusters have 
been found to exhibit unique 
electronic, chemical, optical 
and magnetic properties, 
which cannot be obtained 
by conventional deposition 
methods. 
The NANODEP-60 produces 
beams of well-defined nano- 
crystalline particles using the 
gas-condensation method. 
Sputtered material is induced 
to condense into nanometer 
sized particles in a high pres- 
sure, cold clustering zone.The 
emerging beam consists of 
nano-crystalline particles with 
a narrow size distributi0n.A 
special high scanning quadru- 
pole mass filter is incorporated 
to optimise the distribution 
and to augment the beam 
by refocusing it toward the 
sample. 
The NANODEP-60 allows for 
the investigation of zero-dimen- 
sional systems without 
recourse to thermal or litho- 
graphic processing. 
Alternatively, an ionised cluster 
beam can be accelerated 
toward the substrate to pro- 
duce highly adherent and uni- 
form coatings. Compound films 
can also be deposited in a reac- 
tive gas environment. 
The system configuration pro 
vides for numerous entry ports 
for the addition of a variety of 
other deposition sources and 
analysis tools for optimal 
process flexibility. A heated 
rotary work table, substrate 
manipulator, substrate ion- 
cleaning facility and system 
load lock are among the 
options. 
OAR says applications include 
contact hole filling, magnetic 
and optical data storage, cataly- 
sis, and investigations of the 
luminescence properties of 
Silicon clusters. 
Nanoscale features brought within reach 
by photoresist research techniques 
New methods reported in the 
July 19, 2002, issue of Science 
by researchers from the 
National Institute of Standards 
andTechnology (NIST), the IBM 
T.J. Watson Research Center and 
the University of Texas at Austin 
could aid the semiconductor 
industry’s search for new pho- 
tosensitive materials needed to 
print integrated-circuit patterns 
with features less than 100 
nanometers. 
Using X-ray and neutron 
probes, the team directly 
measured the spatial location 
of the complex chemical 
processes used to sculpt the 
transistors, lines, trenches and 
other minuscule components 
of the silicon-chip landscape. 
The almost-molecular level 
view of a model system afford- 
ed by their methods enabled 
the researchers to link the 
reaction front along chemically 
amplified photoresists to the 
profile and composition of the 
final developed, or “printed,” 
structure. 
In the Science paper, the 
researchers point out that, in 
2003, the semiconductor indus- 
try aims to produce chips with 
feature sizes smaller than 100 
nanometers - Intel is already 
producing samples of its next 
generation Pentium 4 micro- 
processor, codenamed Prescott, 
at 90nm. 
“The critical dimensions 
must be controlled,” the team 
notes in the paper, “to within 
2 to 5 nanometers which 
is comparable to the 
QinetiQ university joint venture 
to hit f Im sales next year 
The Crystal Consortium Ltd 
(TCC), a joint venture between 
QinetiQ and the University of 
Strathclyde, has just completed 
its first year of trading. In the 
14 months up to the end of 
March 2002,TCC developed a 
healthy order book of over 
&750,000, with income forecast 
to break the &l million mark in 
year two. Customers are spread 
across the globe, with orders in 
from the USA, Europe, and Asia. 
CEO Tony Vere stated that per- 
haps even more encouraging 
than the order book was the 
fact that TCC was fast putting 
together an expert team, which 
was beginning to produce 
exciting technical results. First 
round customers were back at 
the table negotiating repeat 
programmes, one or two of 
which were already in place. 
Key to the development of new 
technology is the company’s 
own internal research pro- 
gramme aimed at generating 
new materials and processes. 
Technical Director Hugh 
Gallagher and CEO Tony Vere 
were enthusiastic about the 
degree of collaboration and 
encouragement received from 
all ateas of the Scottish com- 
mercial development activity, 
especially the Scottish 
Optoelectronics Association, 
Connect and Scottish 
Enterprise. (TCC recently won 
a SMART award to develop new 
processes for the production of 
piezoelectric crystals). 
The Crystal Consortium Ltd 
(TCC) was spun-out from crys- 
tal growth research groups at 
the OMRC (Optical Materials 
Research Centte) of the 
Applied Physics Dept of 
Strathclyde University and the 
Bulk Optical Materials Group at 
QinetiQ’s Malvern site (former- 
ly DERA).The company devel- 
ops synthetic crystals for elec- 
tronic and optoelectronic 
applications, tanging from com- 
ponents for tibte-optic net- 
works through, medical imag- 
ing to high grade sonar and a 
wide range of vibration and 
anti-vibration equipment. 
characteristic size of the [indi- 
vidual] polymeric molecules in 
the photoresists used to pat- 
tern the features.” 
With the measurement meth- 
ods developed by the NIST-led 
team, the semiconductor indus- 
try has a direct means to 
resolve this concern and other 
important unknowns. 
For a copy of the Science 
paper, “Direct Measurement of 
the Reaction From in 
Chemically Amplified 
Photorer;ists,” 
cjo to \r~ww.scienccmag.org. 
The Crystal Consortium Ltd does not sell crystals but provides solutions for a 
variety of clients to all sorts of problems associated with crystal growth. 
TCC’s business model is unusual 
in the semiconductor and opto 
electronics world in that the 
company does not sell crystals. 
It works with both suppliers 
and users to provide effective 
solutions to all sorts of problems 
associated with crystal growth 
and assessment.This includes 
the selection of the right materi- 
al and growth process and deti- 
nition of the most effective 
performance assessment meth- 
ods.The invariable objective is 
improved performance coupled 
with improved yields and 
reduced costs.At one end of the 
scale this may involve little more 
than a day or two’s consultancy, 
whilst at the other,TCC works 
with its customers on joint 
development programmes to 
improve existing materials and 
commercialise new ones. 
